Difference between revisions of "VPP/AArch64"
GabrielGanne (Talk | contribs) m (→Recent Patches) |
|||
| Line 86: | Line 86: | ||
* vhost-user.c - SSE4.2 only. Implement range search using NEON. | * vhost-user.c - SSE4.2 only. Implement range search using NEON. | ||
* ip4_mtrie.h - 128-bit vector types with plain C. Needs to be enabled. | * ip4_mtrie.h - 128-bit vector types with plain C. Needs to be enabled. | ||
| + | |||
| + | == Meeting Minutes == | ||
| + | |||
| + | Date & Time (weekly): http://bit.ly/2yIzHYv | ||
| + | |||
| + | Meeting: https://meet.lync.com/armh/brian.brooks/NQB2H7R6 | ||
| + | |||
| + | === 10/25/2017 === | ||
Revision as of 14:45, 25 October 2017
Recent Patches
| fix test_lb_ip4_gre6() cleanup (not enough to fix the tests complitely) | Merged 10/24 | https://gerrit.fd.io/r/#/c/8992/ |
| conditional x86intrin.h inclusion | https://gerrit.fd.io/r/#/c/8952/ | |
| null-terminate some formatted string | Merged 10/20 | https://gerrit.fd.io/r/#/c/8922/ |
| lb plugin - fix format() type mismatches | Merged 10/16 | https://gerrit.fd.io/r/#/c/8755/ |
| Use AESNI=y only on x86_64 machines | Merged 10/14 | https://gerrit.fd.io/r/#/c/8622/ |
| Improved arm64 chip detection | Merged 9/11 | https://gerrit.fd.io/r/#/c/8372/ |
| Native arm64 build: dpdk/Makefile change | Merged 8/31 | https://gerrit.fd.io/r/#/c/8228/ |
Known Issues
GCC 5.3.x ICEs during FP register allocation. Please use GCC 5.4+.
Arch Linux ARM is missing a few dependencies.
CSIT unit tests
General note:
Some tests are not meant to be played alone.
For example the test_l2bd_arp_term_\d+ list
- test_1: create 5 hosts
- test_2: delete 3 of the hosts created by test_1
...
Those tests should be played grouped. For example in the case above ;
# works make test TEST=*.TestL2bdArpTerm.* # does not work make test V=1 TEST=*.TestL2bdArpTerm.test_l2bd_arp_term_01 make test V=1 TEST=*.TestL2bdArpTerm.test_l2bd_arp_term_02 ...
make test-debug status
Failed:
- TestLB
make test-all-debug status: ?
make test
failed test:
- TestLB
make test-all status ?
TODO
Support multiple cache line sizes per architecture. AArch64 is currently hard coded to 128B. For native build, inspect ARMv8 Main ID Register in Makefile and pass cache line size as compiler option, e.g. -DCACHE_LINE_SIZE=128.
Investigate "show cpu" output and Arm CPU feature detection (AES, SHA1, SHA2, CRC32, ATOMICS) via hwcaps. src/vppinfra/cpu.[ch]
Review use of Arm architected timer in src/vppinfra/time.[ch]
Use ISB or YIELD in src/vppinfra/smp.h
Use REV in src/vppinfra/byte_order.h
Review use of __sync_xxx/__atomic_xxx builtins to ensure correct memory ordering on non-TSO machines.
Investigate hash performance (CRC32 vs xxhash) e.g. in src/vppinfra/bihash_8_8.h. Dependent on Arm CPU feature detection.
Investigate memcpy performance (src/vppinfra/string.h); both inlined-by-compiler and libc versions.
Investigate dual/quad loop tuning, e.g. l2_forward().
SIMD
- CLIB_HAVE_VEC128 also covers 256-bit. Add CLIB_HAVE_VEC256?
- ixge.[ch] - 128-bit vector types with plain C. Needs to be enabled.
- mheap.c - implement is_equal
- hash.h - implement irotate
- vnet_classify.h - 128-bit vector types with plain C. Needs to be enabled.
- vhost-user.c - SSE4.2 only. Implement range search using NEON.
- ip4_mtrie.h - 128-bit vector types with plain C. Needs to be enabled.
Meeting Minutes
Date & Time (weekly): http://bit.ly/2yIzHYv
Meeting: https://meet.lync.com/armh/brian.brooks/NQB2H7R6
